1. This site uses cookies. By continuing to use this site, you are agreeing to our use of cookies. Learn More.

News TSMC announces 5nm, 3nm fab plan

Discussion in 'Article Discussion' started by Gareth Halfacree, 9 Dec 2016.

  1. Gareth Halfacree

    Gareth Halfacree WIIGII! Staff Administrator Super Moderator Moderator

    Joined:
    4 Dec 2007
    Posts:
    12,846
    Likes Received:
    2,046
  2. adam_bagpuss

    adam_bagpuss Have you tried turning it off/on ?

    Joined:
    24 Apr 2009
    Posts:
    4,228
    Likes Received:
    148
    oooo 3nm node -sexy!
     
  3. maverik-sg1

    maverik-sg1 Member

    Joined:
    18 Aug 2010
    Posts:
    357
    Likes Received:
    1
    This is progress, but I wonder if designers ever get the opportunity to extract maximum performance on currently available sizes, AMD managed to squeeze a lot of extra performance (in percentage terms from larger formats than Intel - if they all got stuck on say 14nm for 5 years, what would the designers be able to squeeze out of it?

    Moore's law is great, but this has probably stifled efficiency in design as they're always designing for the next smaller fab process.
     
  4. Gareth Halfacree

    Gareth Halfacree WIIGII! Staff Administrator Super Moderator Moderator

    Joined:
    4 Dec 2007
    Posts:
    12,846
    Likes Received:
    2,046
    Yeah, if they ever get there; it's one thing to build a fab with 3nm in mind, but quite another to actually produce a 3nm part. Just ask Intel how it's finding its 10nm fabs these days!
     
  5. Guest-16

    Guest-16 Guest

    Each chip is gonna cost a LOOOOOOOOOOOoooooooooot
     
  6. Pete J

    Pete J RIP Teelzebub

    Joined:
    28 Sep 2009
    Posts:
    5,346
    Likes Received:
    331
    :eeek:

    Also, I thought that (as Gareth has already implied) that 10 nm production was running into physics limitations. 5 and 3 nm aren't going to magically be easier.
     
  7. Anfield

    Anfield Well-Known Member

    Joined:
    15 Jan 2010
    Posts:
    5,249
    Likes Received:
    420
    http://www.semiconductors.org/main/2015_international_technology_roadmap_for_semiconductors_itrs/

    If you want to torture yourself with hundreds of pages.

    But the gist of it is that essentially the R&D departments of Intel, Samsung, TSMC and so on have been in "desperate struggle to find workaound for limitations" mode for over a decade already and its not going to get any easier and that things like for example strained silicon or tri-gate transistors aren't much more than absurdly expensive bandaids in the desperate struggle to stay away from physical limitations.

    But in the past they always found ways around the problems, so there is still hope.
     

Share This Page